

## CHIP-ON-GLASS TYPE LIQUID CYRSTAL DISPLAY

## BACKGROUND OF THE INVENTION

## 5 Field of the invention

The present invention relates to a liquid crystal display (LCD), and more particularly to a chip-on-glass type liquid crystal display in which each wiring for driver circuits is directly formed on an LCD panel.

10

## Description of the Prior Art

An active matrix type LCD includes a plurality of thin film transistors (hereinafter, referred to as "TFTs"), which are located around intersectional points between a plurality of scan lines and a plurality of signal lines, and by which a plurality of liquid crystal pixels are driven. The scan lines are each connected to an external gate driver IC, which provides scan signals. The signal lines are each connected to an external source driver IC, which provides image signals. When the image signals inputted from the source driver IC are applied to liquid crystals through the TFTs turned on by the scan signals, a designated image is displayed.

There are various methods of connecting the scan lines

to the gate driver IC and of connecting the signal lines to the source driver IC, for example, TAB (Tape Automated Bonding) using a printed circuit board, and chip-on-glass (hereinafter, referred to as "COG"). In the COG method, both  
5 a gate driver IC and a source driver IC are directly attached onto an LCD panel by soldering or a metallic paste, and similarly each wiring for the gate driver IC and the source driver IC is directly performed on the LCD panel. In general, the wiring formed directly on the panel by  
10 application of this COG technology is referred to as "panel wiring". Herein, the gate driver IC and the source driver IC are together generically referred to as a "driver circuit". Further, a voltage applied to each driver circuit in order to drive the driver circuit is called a "driving voltage".

15 FIG. 1 shows how a driving voltage is applied to respective driver circuits 102, 104 and 106 through each panel wiring between the driver circuits. Each panel wiring can be modeled into resistors  $R_{n-1}$  and  $R_n$ . As shown in FIG. 1, when the panel wirings  $R_{n-1}$  and  $R_n$  for supplying the driving  
20 voltage to the driver circuits 102, 104 and 106 are connected in series between the driver circuits 102, 104 and 106, a voltage drop is generated by internal resistance components of the driver circuits 102, 104 and 106 and by resistance components of the panel wirings  $R_{n-1}$  and  $R_n$ . Owing to this

voltage drop, a relationship as the following Formula 1 is established:

Formula 1

$$Vo(n-1) > Vi(n) > Vo(n) > Vi(n+1)$$

5        where  $Vi(n)$  is the input driving voltage applied to the driver circuit 104 in reality, and  $Vo(n)$  is the output driving voltage outputted from the driver circuit 104 in order to drive next circuit.

For this reason, when several driver circuits are  
10 connected with each other, an input driving voltage applied actually to a driver circuit after a certain step drops less than the minimum voltage (referred to as an "operation voltage") necessary to operate the driver circuit, so that the circuit may not perform normal operation.

15

#### SUMMARY OF THE INVENTION

Accordingly, the present invention has been made to solve the above-mentioned problems occurring in the prior  
20 art, and an object of the present invention is to provide a chip-on-glass type liquid crystal display (LCD) having a type of construction in that while each wiring for supplying driver circuits with a driving voltage is directly formed on an LCD panel through application of COG (Chip-On-Glass)

technology for producing TFT-LCD, even though the wirings are connected in series between the driver circuits, the driving voltage capable of normally operating the driver circuits is supplied to all driver circuits.

5        To this end, the present invention is designed so that, in consideration of a voltage drop at the panel wiring, by increasing and outputting a driving voltage, the driving voltage inputted into an  $n^{\text{th}}$  driver circuit is made to be equal to the driving voltage inputted into an  $(n+1)^{\text{th}}$  driver  
10 circuit.

      In order to accomplish this object, there is provided a chip-on-glass type liquid crystal display (LCD) comprising: an LCD panel having a plurality of pixels; a plurality of source driving sections connected in series by first panel  
15 wiring formed on the LCD panel, supplied with a driving voltage through the first panel wiring, generating contrast voltages corresponding to data to be displayed on the LCD panel, and providing the generated contrast voltages to the LCD panel; and a plurality of gate driving sections connected  
20 in series by second panel wiring formed on the LCD panel, supplied with a driving voltage through the second panel wiring, and scanning the plurality of pixels of the LCD panel sequentially row by row, wherein each of the plurality of source driving sections increases and outputs an inputted

source driving voltage to make a leading source driving voltage equal to a trailing source driving voltage, while each of the plurality of gate driving sections increases and outputs an inputted gate driving voltage to make a leading  
5 gate driving voltage equal to a trailing gate driving voltage.

Preferably, each of the gate driving sections comprises a charge pumping circuit for increasing the leading gate driving voltage to a predetermined level, and a buffer  
10 circuit for stabilizing an output voltage of the charge pumping circuit.

It is also preferred that each of the source driving sections comprises a charge pumping circuit for increasing the leading source driving voltage to a predetermined level,  
15 and a buffer circuit for stabilizing an output voltage of the charge pumping circuit.

It is preferred that the buffer circuit connects two CMOS (Complementary Metal Oxide Semiconductors) inverters in series, and makes use of the output voltage of the charge  
20 pumping circuit as an input voltage and a driving voltage of the buffer circuit. Further, by increasing and outputting the driving voltage higher than the original driving voltage, and then by adjusting resistance values of the panel wirings in the process, an  $n^{\text{th}}$  driving voltage is made to be equal to

an  $(n+1)^{\text{th}}$  driving voltage.

According to this construction of the present invention, there is no possibility that due to a voltage drop, trailing driver circuits are not operated. Further, there is an  
5 advantage in that there is no restriction on the number of serial connected driver circuits.

#### BRIEF DESCRIPTION OF THE DRAWINGS

10 The above and other objects, features and advantages of the present invention will be more apparent from the following detailed description taken in conjunction with the accompanying drawings, in which:

FIG. 1 is a view for explaining a connection between  
15 driver circuits in a liquid crystal display;

FIG. 2 is a block diagram of a driving voltage generating section according to one embodiment of the present invention;

FIG. 3 shows a circuit of one example of the buffer  
20 circuit shown in FIG. 2; and

FIG. 4 is a view for explaining a resistance value of a panel wiring according to the present invention.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Hereinafter, a preferred embodiment of the present invention will be described in detail with reference to the accompanying drawings. For a consistent description, the same reference numerals are used to designate the same or similar elements or signals.

FIG. 2 is a block diagram of a driving voltage generating section according to one embodiment of the present invention. As shown in FIG. 2, the driving voltage generating section 200 having a charge pumping circuit 202 and a buffer circuit 204 is provided to each driver IC.

The charge pumping circuit 202 increases a driving voltage  $V_i$  applied from a leading driver IC to a predetermined level and then outputs the increased driving voltage as a voltage  $V_{cp}$ . The charge pumping circuit 202 has been already widely known in the art, and thus its specific construction will not be disclosed herein. The buffer circuit 204 generates a voltage  $V_o$  by stabilizing the voltage  $V_{cp}$  outputted from the charge pumping circuit 202, and then outputs the voltage  $V_o$  to a next circuit.

FIG. 3 shows a circuit of one example of the buffer circuit shown in FIG. 2. As shown in FIG. 3, the buffer circuit 204 can be constructed by two CMOS (Complementary Metal Oxide Semiconductor) inverters, which are connected

with each other in series. In order to output the voltage  $V_{cp}$  increased by the charge pumping circuit 202, the voltage  $V_{cp}$  functions as a driving voltage and an input voltage of the buffer circuit 204. The buffer circuit 204 is  
 5 constructed as the CMOS circuit to output the voltage  $V_{cp}$  without a loss.

FIG. 4 is a view for explaining a resistance value of panel wiring according to the present invention. In FIG. 4, a resistance  $R_n$  is represented as in Formula 2 as follows:

10 Formula 2

$$R_n = \rho * l / (w * t)$$

where  $\rho$  is the specific resistance,  $l$  is the length,  $w$  is the width, and  $t$  is the thickness.

As mentioned above, in consideration of a voltage drop  
 15 at the panel wiring, by previously increasing and outputting the voltage, and additionally by adjusting  $l$ ,  $w$  and  $t$  of the panel wiring through a process technique, the voltage dropped by the panel wiring is adjusted, and thereby consequently  $V_i(n)$  is allowed to be equal to  $V_i(n+1)$ .

20 That is, according to the present invention, by providing the foregoing driving voltage generating section 200 (FIG. 2) inside the  $n^{\text{th}}$  driver IC, after outputting the voltage increased higher than the inputted driving voltage, by a proper adjustment of a resistance value of the panel



wiring in the process, a gate and source driving voltage applied to  $n^{\text{th}}$  driver ICs, i.e., leading gate and source driver ICs is adapted to be equal to a gate and source driving voltage applied to  $(n+1)^{\text{th}}$  driver ICs, i.e., trailing  
5 gate and source driver ICs.

According to this construction of the present invention, there is no possibility that due to a voltage drop, trailing driver circuits are not operated. Further, there is an advantage in that there is no restriction on the number of  
10 serial connected driver circuits.

Although a preferred embodiment of the present invention has been described for illustrative purposes, those skilled in the art will appreciate that various modifications, additions and substitutions are possible, without departing  
15 from the scope and spirit of the invention as disclosed in the accompanying claims.